C SOURCE CODE N=8; for(i=0; i<N; i++) y+=x[i];

#1.	LDRS _repeat_start
#2.	LDRE _repeat_end
#3.	LDRC #8
#4.	MOV #x_addr,r0
<b>#</b> 5.	MOV #y_addr,r1
#6.	MOV #0,r3
#7repeat_start	MOV @r0+,r2
#8repeat_end	ADD r2,r3
<b>#9</b> .	MOV r3,@r1

#### FIG. 2


LDRS \_repeat\_start : MAKE REPEAT START PC \_repeat\_start LDRE \_repeat\_end : MAKE REPEAT END PC \_repeat\_end LDRC #N : MAKE REPEAT NUMBER N

FIG. 3

I D0 E D1 L0 L1 L2 L3

<b>A</b>	
]9]	<b></b>
回 回 回	
1 01 1	
	1
4N+2	22.2
<del>      </del>	
<del> </del>	٠
	1
2001	
	.
<del> </del>	.
<u>                                    </u>	.
	.
│├ <del>┊</del> ┼╌┸╌╌┸	۱.
<del>                                  </del>	·Ţ
=	, ▼
<b>2 2 2 2 2 2 2 2 2 2</b> − − − − − − − − − −	
<u> </u>	
TIME @ 0+,72 72,73 72,73 20,0+,72 72,73 @ 0+,72 20,73 @ 0+,72 20,73 @ 0+,72 20,73 @ 0+,72	
MOV MOV MOV MOV MOV MOV MOV MOV	
MAMAMAMAMAMAM ADC	
######################################	
***	

FIG. 5



	MOV @r0+,r6	#18repeat_end		
	ADD r6,r3	#17.		
	MOV @r0+,r5	#16.		#6.MOV #0,r3
#23.MOV r3,@r1	ADD r5,r3	#15.		#5.MOV #y_addr,r1
#22.ADD	MOV @r0+,r4	#14.	10.MOV @r0+,r6	#4.MOV #x_addr,r0
#21.ADD r5,r3	ADD r4,r3	#13.		#3.LDRC #2
#20.ADD r4,r3	MOV @r0+,r2	#12.	8.MOV @r0+,r4	#2.LDRE _repeat_end
#19.ADD r2,r3	t ADD r2,r3	#11repeat_start ADD r2,r3	7.MOV @r0+,r2	#1.LDRS_repeat_start





FIG. 8

#1.	MOV #8,r4	#5.MOV	@r0+,r2	#9.	TERM
#2.	MOV #x_addr,r0	#6.ADD	r2,r3	#10exit	THABORT
#3.	MOV #y_addr,r1	#7.DT	r4	#11.	MOV r3,@r1
#4thread0	FORK _thread0	#8.BT/S	_exit		




2N+7 cycles


#1.LDRS _repeat_start	#7thread0	MOV @r0+,r2
#2.LDRE _repeat_end	#8.	UNCOND_SUSPEND
#3.MOV #x_addr,r0	#9repeat_start	FORK _thread1
#4.FORK thread0	#10.	ADD r2,r3
#5.LDRC #7	#11thread1	MOV @r0+,r2
#6.MOV #y_addr,r1	#12repeaat_en	d UNCOND_SUSPEND
	#13.	ADD r2,r3
	<b>#14</b> .	MOV r3,@r1

	22L3 D0 E
	P06/L0/L1
	3N+5 cycles
#3. MOV #x_addr,r0 #4. FORK_thread0 #5. LDRC #7 #6. MOV #y_addr,r1 #7. MOV @r0+,r2 #8. UNCOND_SUSPEND #9. FORK_thread1 #10. ADD_r2,r3 #11. MOV @r0+,r2 #12. UNCOND_SUSPEND #9. FORK_thread1 #10. ADD_r2,r3	#11. MOV @ru+,r2 #12. UNCOND_SUSPEND #13. ADD r2,r3 #14. MOV r3,@r1

	DATA NUMBER	LOAD LATENCY	OUT OF ORDER, SORTWARE PIPELINE	MERLUI	PRIOR ART (JPA8-249183)	CONVENTIONAL PROCESSOR
#1	N		N+L+1	MAX(2N+L+2, (L+3)N/4+7)	MAX(3N+L+1, (L-1)N+5)	LN+2
#2	111	4	N+5	2N+7	3N+5	4N+2
#3		30	N+31	33N/4+7	29N+5	30N+2
#4 #5	8	4	13	23	29	34
#5	8	30	39	73	237	242
#6	32	4	37	51	101	130
#7	52	30	63	271	933	962

THIS INVENTION	TH0	<b>7</b> 1	TH1	CONVENTIONAL ART
SYNC→ SYNC→ SYNC→	#00.MOV @r0+,r2 #10.MOV @r0+,r2 #20.MOV @r0+,r2 #30.MOV @r0+,r2 #40.MOV @r0+,r2 #50.MOV @r0+,r2 #60.MOV @r0+,r2 #70.MOV @r0+,r2	: :: :: :: :: :: :	#11.ADD r2.r3 #21.ADD r2.r3 #31.ADD r2.r3 #41.ADD r2.r3 #51.ADD r2.r3 #61.ADD r2.r3	TH0 FORK TH1 FORK TH2 FORK TH3 FORK TH4 FORK TH5 TH6 FORK TH6 FORK





#1.	LDRE _repeat0	#11thred1	LDRS _repeat1
#2.	MOV #x_addr,r0	#12.	LDRE _repeat1
#3.	LDRS _repeat0	#13.	LDRC #8
#4.	MOV #y_addr,r1	#14.	NOP
#5.	THRDG/R_thred1	#15repeat1	ADD r2,r3
#6.	MOV #0,r3	#16.	MOV r3,@r1
<b>#7</b> .	LDRC #8	#17.	THRDE
#8.	NOP		
#9repeat0	MOV @r0+,r2		
#10.	SYNCE		

THRDG/R: THREAD GENERATION REPEAT TYPE

THRDE : THREAD END

SYNCE: THREAD END SYNCHRONISM

A0	IO	D0	E0	1 1	12	12
<b>A</b> 1	I1	D1	E1	LI	LZ	LJ




FIG. 19






FIG. 20



```
{j,k}={0,1},{1,0},y=L,L0,L1
      IJ0
                          Ik1
                               Ix={OPx,RAx,RBx,IDx,IVx} x=j0,k1,j
MAi = readRA(OPi0);
MBj = readRB(OPj0);
                         BL = 0;
MFjy =((j==THy) | (ĬDj==IDy) | By)&(((RAj==Ry)&MAj) | ((RBj==Ry)
        &MBj))&Vy;
MV_j = -(MF_jLMF_jL0MF_jL1)&IV_j0;
                            =(IDj0==IDK1)?I0j:
     = MVj?IJ0:IK1; Ij
                                                 Ij:
     = MVj? J : K ; THi
                            =(IDj0==IDK1)? 0 : THj;
THi
              MRj={RAj,RBj,THj,IDj} CM={RL,THL,ID1,VL,NL0,NL1}
IMj={OPj,IVj}
```


	EXECU ENABL DISAB	E OR	SELEC <sup>*</sup> INSTRU	
	I00	I10	IO	I1
#1	ENABLE	ENABLE	100	I10
#2	ENABLE	DISABLE	100	IO1
#3	DISABLE	ENABLE	I11	I10
#4	DISABLE	DISABLE	I11	I01_



CR={Ry,BPxy,Wx,Sx,Mz} x=E0,E1,L3,TB0,TB1,TB2, y=A0,B0,A1,B1, z=0,1,2

#### FIG. 24

SBL=((TH0==0)&LV0)|((TH0==1)&=-LV1); if(SBL){RL=RB0;THL=TH0;IDL=ID0;VL=LV0&-STL0} else {RL=RB1;THL=TH1;IDL=ID1;VL=LV1&-STL1}



```
\{t,x\} = \{L0,L1\},\{L1,L2\},\{L2,L3\},
                                         [M0,TB0],[M1,TB1],[M2,TB2],
            Nt={Wt,THt,IDt,BNt,Vt}
                                     \{y,z\} = \{A0,0\},\{B0,0\},\{A1,1\},\{B1,1\}
                   THxIDx BxVx
             Wx
RA0,RB0,TH0,ID0
                                            RA1,RB1,TH1,ID1
   BPxy = ((THz == THx) | (IDz == IDx)
                                      Bx)&(Ry==Wx)&Vx
          =((TH0== 1) & (ID0==IDx))
  BNx
           ((TH1== 1) & (ID1==IDx))|Bx;
    Nx=\{Wx,THx,IDx,BNx,Vx\}
                                                BPxy
                                     SBxL
```

		STA	TE				OUTF	PUTS	
CTB2	CTB1	CTB0	CL3	CE0	CE1	M2_	M1	M0	STLTB
*	*	*	0	0	0	TB2	TB1	TB0	0
*	0	*	0	0	1	TB1	TB0	E1	0
0	*	*			•				
*	0	*	n	1	0	TB1	TB0	E0	n
0	*	*	0	1	0	יטי	100		0
*	0	*	1	0	0	TB1	ТВ0	L3	n
0	*	*		0	O	וטו	100		0
			0	1	1	TB0	E0	E1 .	0
0	0	*	1	0	1	TB0	L3	E1	0
			1	1	0	TB0	L3	E0	0
0	0	0	1	1	1	L3	ΕO	E1	0
		OTH	ERS	-		TB2	TB1	TB0	1

 $\label{eq:nm2} $$ NM2=(M2=TB2)?NTB2:((M2=TB1)?NTB1:((M2=TB0)?NTB0:((M2=L3)?NL3))); $$ NM1=(M1=TB1)?NTB1:((M1=TB0)?NTB0:((M1=L3)?NL3)?NL3:((M1=E0)?NE0))); $$ NM0=(M0=TB0)?NTB0:((M0=L3)?NL3)?NL3:((M0=E0)?NE0).((M0=E1)?NE1))); $$ NM0=(M0=TB0)?NTB0:((M0=L3)?NL3)?NL3:((M0=E0)?NE0).((M0=E1)?NE1))); $$ NM0=(M0=TB0)?NTB0:((M0=L3)?NL3)?NL3:((M0=E0)?NE0).((M0=E1)?NE1))); $$ NM0=(M0=TB0)?NTB0:((M0=E1)?NE1)); $$ NM0=(M0=TB0)?NTB0:((M0=E1)?NTB0:(($ 

CR={Ry,BPxy,Wx,Sx,Mz,TH0}

(x=E0,E1,L3,TB0,TB1,TB2, y=A0,B0,A1,B1, z=0,1,2)





FIG. 29



(x=E1,E0,L3, y=A0,B0,A1,B1, z=0,1,2)

